PS2SDK
PS2 Homebrew Libraries
Loading...
Searching...
No Matches
gs_privileged.h
Go to the documentation of this file.
1
6#ifndef __GS_PRIVILEGED_H__
7#define __GS_PRIVILEGED_H__
8
9#include <tamtypes.h>
10
11// These are the privileged GS registers mapped to main ram
12// These are modified directly without the use of dma
13
15#define GS_REG_PMODE (volatile u64 *)0x12000000
17#define GS_REG_SMODE1 (volatile u64 *)0x12000010
19#define GS_REG_SMODE2 (volatile u64 *)0x12000020
21#define GS_REG_SRFSH (volatile u64 *)0x12000030
23#define GS_REG_SYNCH1 (volatile u64 *)0x12000040
25#define GS_REG_SYNCH2 (volatile u64 *)0x12000050
27#define GS_REG_SYNCHV (volatile u64 *)0x12000060
29#define GS_REG_DISPFB1 (volatile u64 *)0x12000070
31#define GS_REG_DISPLAY1 (volatile u64 *)0x12000080
33#define GS_REG_DISPFB2 (volatile u64 *)0x12000090
35#define GS_REG_DISPLAY2 (volatile u64 *)0x120000A0
37#define GS_REG_EXTBUF (volatile u64 *)0x120000B0
39#define GS_REG_EXTDATA (volatile u64 *)0x120000C0
41#define GS_REG_EXTWRITE (volatile u64 *)0x120000D0
43#define GS_REG_BGCOLOR (volatile u64 *)0x120000E0
45#define GS_REG_CSR (volatile u64 *)0x12001000
47#define GS_REG_IMR (volatile u64 *)0x12001010
49#define GS_REG_BUSDIR (volatile u64 *)0x12001040
51#define GS_REG_SIGLBLID (volatile u64 *)0x12001080
52
53#define GS_SET_BGCOLOR(R, G, B) \
54 ((u64)((R)&0x000000FF) << 0 | (u64)((G)&0x000000FF) << 8 | \
55 (u64)((B)&0x000000FF) << 16)
56
57#define GS_SET_BUSDIR(DIR) ((u64)((DIR)&0x00000001))
58
59// pcsx2's source defines two more regs as ZERO1 and ZERO2
60// probably need to be set 0
61#define GS_SET_CSR(SIGNAL, FINISH, HSINT, VSINT, EDWINT, FLUSH, RESET, NFIELD, FIELD, FIFO, REV, ID) \
62 ((u64)((SIGNAL)&0x00000001) << 0 | (u64)((FINISH)&0x00000001) << 1 | \
63 (u64)((HSINT)&0x00000001) << 2 | (u64)((VSINT)&0x00000001) << 3 | \
64 (u64)((EDWINT)&0x00000001) << 4 | (u64)((0) & 0x00000001) << 5 | \
65 (u64)((0) & 0x00000001) << 6 | (u64)((FLUSH)&0x00000001) << 8 | \
66 (u64)((RESET)&0x00000001) << 9 | (u64)((NFIELD)&0x00000001) << 12 | \
67 (u64)((FIELD)&0x00000001) << 13 | (u64)((FIFO)&0x00000003) << 14 | \
68 (u64)((REV)&0x000000FF) << 16 | (u64)((ID)&0x000000FF) << 24)
69
70#define GS_SET_DISPFB(FBP, FBW, PSM, DBX, DBY) \
71 ((u64)((FBP)&0x000001FF) << 0 | (u64)((FBW)&0x0000003F) << 9 | \
72 (u64)((PSM)&0x0000001F) << 15 | (u64)((DBX)&0x000007FF) << 32 | \
73 (u64)((DBY)&0x000007FF) << 43)
74
75#define GS_SET_DISPLAY(DX, DY, MAGH, MAGV, DW, DH) \
76 ((u64)((DX)&0x00000FFF) << 0 | (u64)((DY)&0x000007FF) << 12 | \
77 (u64)((MAGH)&0x0000000F) << 23 | (u64)((MAGV)&0x00000003) << 27 | \
78 (u64)((DW)&0x00000FFF) << 32 | (u64)((DH)&0x000007FF) << 44)
79
80#define GS_SET_EXTBUF(EXBP, EXBW, FBIN, WFFMD, EMODA, EMODC, WDX, WDY) \
81 ((u64)((EXBP)&0x00003FFF) << 0 | (u64)((EXBW)&0x0000003F) << 14 | \
82 (u64)((FBIN)&0x00000003) << 20 | (u64)((WFFMD)&0x00000001) << 22 | \
83 (u64)((EMODA)&0x00000003) << 23 | (u64)((EMODC)&0x00000003) << 25 | \
84 (u64)((WDX)&0x000007FF) << 32 | (u64)((WDY)&0x000007FF) << 43)
85
86#define GS_SET_EXTDATA(SX, SY, SMPH, SMPV, WW, WH) \
87 ((u64)((SX)&0x00000FFF) << 0 | (u64)((SY)&0x000007FF) << 12 | \
88 (u64)((SMPH)&0x0000000F) << 23 | (u64)((SMPV)&0x00000003) << 27 | \
89 (u64)((WW)&0x00000FFF) << 32 | (u64)((WH)&0x000007FF) << 44)
90
91#define GS_SET_EXTWRITE(WRITE) ((u64)((WRITE)&0x00000001))
92
93#define GS_SET_IMR(SIGMSK, FINMSK, HSMSK, VSMSK, EDWMSK) \
94 ((u64)((SIGMSK)&0x00000001) << 8 | (u64)((FINMSK)&0x00000001) << 9 | \
95 (u64)((HSMSK)&0x00000001) << 10 | (u64)((VSMSK)&0x00000001) << 11 | \
96 (u64)((EDWMSK)&0x00000001) << 12 | (u64)((1) & 0x00000001) << 13 | \
97 (u64)((1) & 0x00000001) << 14)
98
99// I guess CRTMD is always set 1
100#define GS_SET_PMODE(EN1, EN2, MMOD, AMOD, SLBG, ALP) \
101 ((u64)((EN1)&0x00000001) << 0 | (u64)((EN2)&0x00000001) << 1 | \
102 (u64)((1) & 0x00000007) << 2 | (u64)((MMOD)&0x00000001) << 5 | \
103 (u64)((AMOD)&0x00000001) << 6 | (u64)((SLBG)&0x00000001) << 7 | \
104 (u64)((ALP)&0x000000FF) << 8 | (u64)((0) & 0x00000001) << 16)
105
106#define GS_SET_PMODE_EXT(EN1, EN2, MMOD, AMOD, SLBG, ALP, NFLD, EXVWINS, EXVWINE, EXSYNCMD) \
107 ((u64)((EN1)&0x00000001) << 0 | (u64)((EN2)&0x00000001) << 1 | \
108 (u64)((1) & 0x00000007) << 2 | (u64)((MMOD)&0x00000001) << 5 | \
109 (u64)((AMOD)&0x00000001) << 6 | (u64)((SLBG)&0x00000001) << 7 | \
110 (u64)((ALP)&0x000000FF) << 8 | (u64)((NFLD)&0x00000001) << 16 | \
111 (u64)((EXVWINS)&0x000003FF) << 32 | (u64)((EXVWINE)&0x000003FF) << 42 | \
112 (u64)((EVSYNCMD)&0x00001FFF) << 52)
113
114#define GS_SET_SIGLBLID(SIGID, LBLID) \
115 ((u64)((SIGID)&0xFFFFFFFF) << 0 | (u64)((LBLID)&0xFFFFFFFF) << 32)
116
117#define GS_SET_SMODE1(RC, LC, T1248, SLCK, CMOD, EX, PRST, SINT, XPCK, \
118 PCK2, SPML, GCONT, PHS, PVS, PEHS, PEVS, CLKSEL, \
119 NVCK, SLCK2, VCKSEL, VHP) \
120 ((u64)((RC)&0x00000007) << 0 | (u64)((LC)&0x0000007F) << 3 | \
121 (u64)((T1248)&0x00000003) << 10 | (u64)((SLCK)&0x00000001) << 12 | \
122 (u64)((CMOD)&0x00000003) << 13 | (u64)((EX)&0x00000001) << 15 | \
123 (u64)((PRST)&0x00000001) << 16 | (u64)((SINT)&0x00000001) << 17 | \
124 (u64)((XPCK)&0x00000001) << 18 | (u64)((PCK2)&0x00000003) << 19 | \
125 (u64)((SPML)&0x0000000F) << 21 | (u64)((GCONT)&0x00000001) << 25 | \
126 (u64)((PHS)&0x00000001) << 26 | (u64)((PVS)&0x00000001) << 27 | \
127 (u64)((PEHS)&0x00000001) << 28 | (u64)((PEVS)&0x00000001) << 29 | \
128 (u64)((CLKSEL)&0x00000003) << 30 | (u64)((NVCK)&0x00000001) << 32 | \
129 (u64)((SLCK2)&0x00000001) << 33 | (u64)((VCKSEL)&0x00000003) << 34 | \
130 (u64)((VHP)&0x00000003) << 36)
131
132#define GS_SET_SMODE2(INT, FFMD, DPMS) \
133 ((u64)((INT)&0x00000001) << 0 | (u64)((FFMD)&0x00000001) << 1 | \
134 (u64)((DPMS)&0x00000003) << 2)
135
136#define GS_SET_SRFSH(A) ((u64)((A)&0x00000000))
137
138#define GS_SET_SYNCH1(HFP, HBP, HSEQ, HSVS, HS) \
139 ((u64)((HFP)&0x000007FF) << 0 | (u64)((HBP)&0x000007FF) << 11 | \
140 (u64)((HSEQ)&0x000003FF) << 22 | (u64)((HSVS)&0x000007FF) << 32 | \
141 (u64)((HS)&0x0000FFFF) << 43)
142
143#define GS_SET_SYNCH2(HF, HB) \
144 ((u64)((HF)&0x000007FF) << 0 | (u64)((HB)&0x0000FFFF) << 11)
145
146#define GS_SET_SYNCHV(VFP, VFPE, VBP, VBPE, VDP, VS) \
147 ((u64)((VFP)&0x000003FF) << 0 | (u64)((VFPE)&0x000003FF) << 10 | \
148 (u64)((VBP)&0x00000FFF) << 20 | (u64)((VBPE)&0x00000FFF) << 32 | \
149 (u64)((VDP)&0x000007FF) << 42 | (u64)((VS)&0x00000FFF) << 53)
150
151#endif /* __GS_PRIVILEGED_H__ */